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ponents of a ramp that rises to value U, between n = 199 and n = 200,
U,[(t -t, + A f ) / A t ] [u(t -fA + A t ) -U ( t -t,)]. (13)
where A t = T / N . The components to be subtracted are the sampled true Fourier transform of (13) times 1 / T , or
The result is shown in Fig. 3(d) and the maximum deviation of curve (d) from (a) is 0.43 dB. This remaining error is due to the piecewise linear approximation model not being perfect.
IV. DISCUSSION A N D CONCLUSIONS
It has been shown that frequency aliasing errors introduced during the FFT analysis of step-like signals can be substantially decreased by a simple de-aliasing procedure. For example, the results shown in Fig. 2 (c) were obtained with a de-aliased version of the original EF-FFT method, namely by postmultiplication of the original EF-FFT results with sinc' ( n / N ) . Of course de-aliasing with (9) does not mean removing all alias error because to do so would mean that the function is precisely known between sample points.
Rather, use of (9) implies that a piecewise linear approximation is acceptable between data points. To obtain even more accurate final spectra it would be necessary to increase the sampling rate or to use a quadratic or higher order curve-fitting procedure in the dealiasing technique [ 5 ] , [6] , [9] .
The attractive features of the aliasing error reduction method introduced here, compared to increasing the sampling rate, are that data reacquisition is not required, computer requirements are small, and the spectra are of high accuracy up to the Nyquist frequency. The applicability is limited to functions that can be modeled with linear transitions between data points, as opposed to step transitions unless the precise timing and shape of the step transitions are known. Since most data sets are comprised of samples from slowly varying analog signals, the de-aliasing procedure provides enhanced spectral accuracy with but minor additional mathematical complexity.
Abstract-A dynamic large signal C-V measurement circuit is presented to measure real time C-V characteristics of a MOS structure under current stressing conditions. The real time information on the generation and filling of traps and surface states can thus be obtained. With this circuit it has been shown that, for an AI-gate MOS structure, charges on traps and interface surface states recover immediately after the stressing is removed.
I. INTRODUCTION
As very large scale integration (VLSI) technology advances, metal-oxide-semiconductor (MOS) devices keep shrinking their dimensions, not only on the channel length and the source and drain regions, but also on the thickness of the gate dielectric. [5] . However, in these studies, the C-V characteristics measured were not real time ones. That is, the device was stressed and then considerable time elapsed before its C-V characteristics were measured. During this time lapse some of the trapped charges recover. As a result, the charge trapping information obtained was representative of the instantaneous distribution.
In this paper, a real-time C-V measurement circuit is presented for MOS capacitors which are under constant current stress. For this system, the MOS device is kept current-stressed and its stressed C-V characteristics can be measured instantaneously when desired.
The charge filling information on oxide traps and surface states can be obtained in real time during the stressing process even to the point of capacitor breakdown.
DESCRIPTION OF THE CIRCUIT
The block diagram of the measuring circuit is shown in Fig. 1 , where DUT is the MOS capacitor to be measured. During the stressing period, the waveform generator is set to give a voltage, Vs,, which is large enough to keep D1 off, and the constant current I stresses the DUT capacitor. The voltage obtained at Vol is the terminal voltage across the DUT capacitor. When the C-V characteristic is to be measured, the waveform generator is triggered to give a negative-going "sampling" triangular wave. Since OP1 is a half-wave voltage follower, the voltage at Vol also becomes a negative-going triangular wave. This causes a displacement current i = C(dVl / d t ) to flow through the DUT capacitor. The output of OP2, Vo2 (= aRC, where a is the slope of the negative-going triangular wave), is proportional to the magnitude of the DUT capacitor. Both outputs, Vol and' Vo2, can be fed to digital sampling oscilloscopes for waveform display or later data processing. The MOS capacitor can be stressed in either polarity. When the MOS capacitor stressed in the reverse polarity (i.e., the device is stressed with the semiconductor in the inversion condition), the C-V measurement of this system is similar to that of the quasi-static C-V technique [9] . To measure the C-V characteristic during the sampling period, the sweep rate of the negative-going triangular wave should be slow (in general, slower than 0.05 V/s) in order to keep the MOS capacitor in the quasic state equilibrium condition. However, when the DUT capacitor is stressed in the positive polarity (i.e., the device is stressed with the semiconductor in the accumulation condition), the sweep rate of the triangular wave can be as high as the slew rates of the amplifiers allow.
MEASURMENT RESULTS
To show the differences between C-V curves measured by this circuit and by a conventional The circuit can continuously measure the C-V curves of a MOS capacitor, either as it is under stressing or after stressing. Fig. 3 shows a series of C-V curves successively measured on a MOS capacitor stressed at a constant current to the point where the capacitor was about to break down. When breakdown of the device occurred, the waveform of Fig. 4 appeared at Vo2. From these two figures, it can be confirmed that oxide breakdown under stressing is a sudden phenomenon and that it is caused by charge trappings in the oxide since the shape of the the C-V curve near breakdown did not differ from the unstressed curve not only shifted horizontally [ 5 ] . The peak of the waveform of Fig. 4 indicates that a transient of current flowed through the oxide at the instant of breakdown, and after that the device was open.
IV. CONCLUSION
In this paper, a C-V measurement circuit for an MOS capacitor under current stressing has been presented. The circuit is simple, yet, able to measure the C-V curves in real time. Because of this, the instantaneous charge filling on traps and surface states can be observed. Using this system, it has been shown that for Al-gate, MOS structures, charges on traps or interface surface states recover immediately after removal of the current stress. It has also been demonstrated that the breakdown of the oxide is a sudden phenomenon and is caused mainly by charge trapping in the oxide.
